

## 120 dB, 192 kHz, Multi-Bit Audio A/D Converter

### Features

- ◆ Advanced Multi-bit Delta-Sigma Architecture
- ◆ 24-bit Conversion
- ◆ 120 dB Dynamic Range
- ◆ -110 dB THD+N
- ◆ Supports All Audio Sample Rates Including 192 kHz
- ◆ 260 mW Power Consumption
- ◆ High-Pass Filter or DC Offset Calibration
- ◆ Supports Logic Levels between 5 and 2.5 V
- ◆ Differential Analog Architecture
- ◆ Low-Latency Digital Filtering
- ◆ Overflow Detection
- ◆ Pin-Compatible with the CS5361


### General Description

The CS5381 is a complete analog-to-digital converter for digital audio systems. It performs sampling, analog-to-digital conversion, and anti-alias filtering - generating 24-bit values for both left and right inputs in serial form at sample rates up to 216 kHz per channel.

The CS5381 uses a 5th-order, multi-bit delta-sigma modulator followed by digital filtering and decimation, which removes the need for an external anti-alias filter. The ADC uses a differential architecture which provides excellent noise rejection.

The CS5381 is available in 24-pin TSSOP and SOIC packages for Commercial grade (-10° to +70° C). The CDB5381 Customer Demonstration board is also available for device evaluation and implementation suggestions. Please refer to the [“Ordering Information”](#) on page 22.

The CS5381 is ideal for audio systems requiring wide dynamic range, negligible distortion, and low noise - such as A/V receivers, DVD-R, CD-R, digital mixing consoles, and effects processors.



---

**TABLE OF CONTENTS**

<b>1. PIN DESCRIPTIONS .....</b>	<b>4</b>
<b>2. CHARACTERISTICS AND SPECIFICATIONS .....</b>	<b>5</b>
SPECIFIED OPERATING CONDITIONS .....	5
ABSOLUTE MAXIMUM RATINGS .....	5
ANALOG CHARACTERISTICS (CS5381-KSZ/-KZZ).....	6
DIGITAL FILTER CHARACTERISTICS .....	7
SWITCHING CHARACTERISTICS - SERIAL AUDIO PORT .....	10
DC ELECTRICAL CHARACTERISTICS .....	13
DIGITAL CHARACTERISTICS	
THERMAL CHARACTERISTICS	
TYPICAL CONNECTION DIAGRAM .....	13
<b>3. APPLICATIONS .....</b>	<b>15</b>
3.1 Operational Mode/Sample Rate Range Select.....	15
3.2 System Clocking .....	15
3.2.1 Master Mode .....	15
3.2.2 Slave Mode .....	16
3.3 Power-Up Sequence .....	16
3.4 Analog Connections .....	16
3.5 High-Pass Filter and DC Offset Calibration .....	17
3.6 Overflow Detection .....	18
3.6.1 OVFL Configuration .....	18
3.6.2 OVFL Output Timing .....	18
3.7 Grounding and Power Supply Decoupling.....	18
3.8 Synchronization of Multiple Devices .....	18
3.9 Capacitor Size on the Reference Pin (FILT+).....	19
<b>4. PACKAGE DIMENSIONS .....</b>	<b>20</b>
<b>6. REVISION HISTORY .....</b>	<b>23</b>

---


**LIST OF FIGURES**

Figure 1. Single-Speed Mode Stopband Rejection . . . . .	8
Figure 2. Single-Speed Mode Transition Band . . . . .	8
Figure 3. Single-Speed Mode Transition Band (Detail). . . . .	8
Figure 4. Single-Speed Mode Passband Ripple . . . . .	8
Figure 5. Double-Speed Mode Stopband Rejection . . . . .	8
Figure 6. Double-Speed Mode Transition Band . . . . .	8
Figure 7. Double-Speed Mode Transition Band (Detail) . . . . .	9
Figure 8. Double-Speed Mode Passband Ripple . . . . .	9
Figure 9. Quad-Speed Mode Stopband Rejection . . . . .	9
Figure 10. Quad-Speed Mode Transition Band . . . . .	9
Figure 11. Quad-Speed Mode Transition Band (Detail) . . . . .	9
Figure 12. Quad-Speed Mode Passband Ripple . . . . .	9
Figure 13. Master Mode, Left-Justified SAI . . . . .	11
Figure 14. Slave Mode, Left-Justified SAI . . . . .	11
Figure 15. Master Mode, I <sup>2</sup> S SAI . . . . .	11
Figure 16. Slave Mode, I <sup>2</sup> S SAI . . . . .	11
Figure 17. OVFL Output Timing . . . . .	11
Figure 18. Left-Justified Serial Audio Interface . . . . .	12
Figure 19. I <sup>2</sup> S Serial Audio Interface . . . . .	12
Figure 20. OVFL Output Timing, I <sup>2</sup> S Format . . . . .	12
Figure 21. OVFL Output Timing, Left-Justified Format . . . . .	12
Figure 22. Typical Connection Diagram . . . . .	14
Figure 23. CS5381 Master Mode Clocking . . . . .	15
Figure 24. Recommended Analog Input Buffer . . . . .	17
Figure 25. CS5381 THD + N versus Frequency . . . . .	19

**LIST OF TABLES**

Table 1. CS5381 Mode Control. . . . .	15
Table 2. CS5381 Common Master Clock Frequencies. . . . .	16
Table 3. CS5381 Slave Mode Clock Ratios . . . . .	16
Table 4. Revision History . . . . .	23

## 1. PIN DESCRIPTIONS



Pin Name	#	Pin Description
$\overline{\text{RST}}$	1	<b>Reset (Input)</b> - The device enters a low power mode when low.
$\overline{\text{M/S}}$	2	<b>Master/Slave Mode (Input)</b> - Selects operation as either clock master or slave.
LRCK	3	<b>Left Right Clock (Input/Output)</b> - Determines which channel, Left or Right, is currently active on the serial audio data line.
SCLK	4	<b>Serial Clock (Input/Output)</b> - Serial clock for the serial audio interface.
MCLK	5	<b>Master Clock (Input)</b> - Clock source for the delta-sigma modulator and digital filters.
VD	6	<b>Digital Power (Input)</b> - Positive power supply for the digital section.
GND	7,18	<b>Ground (Input)</b> - Ground reference. Must be connected to analog ground.
VL	8	<b>Logic Power (Input)</b> - Positive power for the digital input/output.
SDOUT	9	<b>Serial Audio Data Output (Output)</b> - Output for two's complement serial audio data.
MDIV	10	<b>MCLK Divider (Input)</b> - Enables a master clock divide by two function.
HPF	11	High-Pass Filter Enable (Input) - Enables the Digital High-Pass Filter.
$\overline{\text{I}^2\text{S/LJ}}$	12	<b>Serial Audio Interface Format Select (Input)</b> -Selects either the left-justified or $\overline{\text{I}^2\text{S}}$ format for the SAI.
M0 M1	13,14	<b>Mode Selection (Input)</b> - Determines the operational mode of the device.
OVFL	15	<b>Overflow (Output, open drain)</b> - Detects an overflow condition on both left and right channels.
AINL+ AINL-	16, 17	<b>Differential Left Channel Analog Input (Input)</b> - Signals are presented differentially to the delta-sigma modulators via the AINL+/- pins.
VA	19	<b>Analog Power (Input)</b> - Positive power supply for the analog section.
AINR- AINR+	20, 21	<b>Differential Right Channel Analog Input (Input)</b> -Signals are presented differentially to the delta-sigma modulators via the AINR+/- pins.
VQ	22	<b>Quiescent Voltage (Output)</b> - Filter connection for the internal quiescent reference voltage.
REF_GND	23	<b>Reference Ground (Input)</b> - Ground reference for the internal sampling circuits.
FILT+	24	<b>Positive Voltage Reference (Output)</b> - Positive reference voltage for the internal sampling circuits.

## 2. CHARACTERISTICS AND SPECIFICATIONS

All Min/Max characteristics and specifications are guaranteed over the Specified Operating Conditions. Typical performance characteristics and specifications are derived from measurements taken at  $V_A = 5.0\text{ V}$ ,  $V_D = V_L = 3.3\text{ V}$ , and  $T_A = 25^\circ\text{C}$ .

### SPECIFIED OPERATING CONDITIONS

(GND = 0 V; all voltages with respect to 0 V.)

Parameters	Symbol	Min	Typ	Max	Units	
DC Power Supply						
DC Power Supplies:	Positive Analog	$V_A$	4.75	5.0	5.25	V
	Positive Digital	$V_D$	3.1	-	5.25	V
	Positive Logic	$V_L$	2.37	-	5.25	V
Ambient Operating Temperature (Power Applied)	$T_A$	-10	-	+70	$^\circ\text{C}$	

### ABSOLUTE MAXIMUM RATINGS

(GND = 0 V, All voltages with respect to ground.) (Note 1)

Parameter	Symbol	Min	Typ	Max	Units	
DC Power Supplies:	Analog	$V_A$	-0.3	-	+6.0	V
	Logic	$V_L$	-0.3	-	+6.0	V
	Digital	$V_D$	-0.3	-	+6.0	V
Input Current	(Note 2) $I_{in}$	-10	-	+10	mA	
Analog Input Voltage	(Note 3) $V_{IN}$	GND-0.7	-	$V_A+0.7$	V	
Digital Input Voltage	(Note 3) $V_{IND}$	-0.7	-	$V_L+0.7$	V	
Ambient Operating Temperature (Power Applied)	$T_A$	-50	-	+95	$^\circ\text{C}$	
Storage Temperature	$T_{stg}$	-65	-	+150	$^\circ\text{C}$	

#### Notes:

1. Operation beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.
2. Any pin except supplies. Transient currents of up to  $\pm 100\text{ mA}$  on the analog input pins will not cause SRC latch-up.
3. The maximum over/under voltage is limited by the input current.

**ANALOG CHARACTERISTICS (CS5381-KSZI-KZZ)**

Test conditions (unless otherwise specified): Input test signal is a 1 kHz sine wave; measurement bandwidth is 10 Hz to 20 kHz.

Parameter	Symbol	Min	Typ	Max	Unit
<b>Single-Speed Mode</b> <i>F<sub>s</sub> = 48 kHz</i>					
Dynamic Range	A-weighted	114	120	-	dB
	unweighted	111	117	-	dB
Total Harmonic Distortion + Noise	(Note 4)	-	-110	-104	dB
	-1 dB	-	-97	-	dB
	-20 dB	-	-57	-	dB
	-60 dB	-	-	-	dB
<b>Double-Speed Mode</b> <i>F<sub>s</sub> = 96 kHz</i>					
Dynamic Range	A-weighted	114	120	-	dB
	unweighted	111	117	-	dB
	40 kHz bandwidth unweighted	-	114	-	dB
Total Harmonic Distortion + Noise	(Note 4)	-	-110	-104	dB
	-1 dB	-	-97	-	dB
	-20 dB	-	-57	-	dB
	-60 dB	-	-107	-	dB
	40 kHz bandwidth	-	-107	-	dB
<b>Quad-Speed Mode</b> <i>F<sub>s</sub> = 192 kHz</i>					
Dynamic Range	A-weighted	114	120	-	dB
	unweighted	111	117	-	dB
	40 kHz bandwidth unweighted	-	114	-	dB
Total Harmonic Distortion + Noise	(Note 4)	-	-110	-104	dB
	-1 dB	-	-97	-	dB
	-20 dB	-	-57	-	dB
	-60 dB	-	-107	-	dB
	40 kHz bandwidth	-	-107	-	dB
<b>Dynamic Performance for All Modes</b>					
Interchannel Isolation		-	110	-	dB
<b>DC Accuracy</b>					
Interchannel Gain Mismatch		-	0.1	-	dB
Gain Error		-5	-	5	%
Gain Drift		-	±100	-	ppm/°C
Offset Error	HPF enabled	-	0	-	LSB
	HPF disabled	-	100	-	LSB
<b>Analog Input Characteristics</b>					
Full-scale Input Voltage		1.07*VA	1.13*VA	1.18*VA	V <sub>pp</sub>
Input Impedance (Differential)	(Note 5)	-	2.5	-	kΩ
Common Mode Rejection Ratio	CMRR	-	100	-	dB







4. Referred to the typical full-scale input voltage.

5. Measured between AIN+ and AIN-.







**DIGITAL FILTER CHARACTERISTICS**

Parameter	Symbol	Min	Typ	Max	Unit
<b>Single-Speed Mode (2 kHz to 54 kHz sample rates)</b>					
Passband (-0.1 dB) <a href="#">(Note 6)</a>		0	-	0.47	Fs
Passband Ripple		-0.1	-	0.035	dB
Stopband <a href="#">(Note 6)</a>		0.58	-	-	Fs
Stopband Attenuation		-95	-	-	dB
Total Group Delay (Fs = Output Sample Rate)	$t_{gd}$	-	12/Fs	-	s
<b>Double-Speed Mode (50 kHz to 108 kHz sample rates)</b>					
Passband (-0.1 dB) <a href="#">(Note 6)</a>		0	-	0.45	Fs
Passband Ripple		-0.1	-	0.035	dB
Stopband <a href="#">(Note 6)</a>		0.68	-	-	Fs
Stopband Attenuation		-92	-	-	dB
Total Group Delay (Fs = Output Sample Rate)	$t_{gd}$	-	9/Fs	-	s
<b>Quad-Speed Mode (100 kHz to 216 kHz sample rates)</b>					
Passband (-0.1 dB) <a href="#">(Note 6)</a>		0	-	0.24	Fs
Passband Ripple		-0.1	-	0.035	dB
Stopband <a href="#">(Note 6)</a>		0.78	-	-	Fs
Stopband Attenuation		-97	-	-	dB
Total Group Delay (Fs = Output Sample Rate)	$t_{gd}$	-	5/Fs	-	s
<b>High-Pass Filter Characteristics</b>					
Frequency Response	-3.0 dB	-	1	-	Hz
	-0.13 dB <a href="#">(Note 7)</a>		20	-	Hz
Phase Deviation	@ 20 Hz <a href="#">(Note 7)</a>	-	10	-	Deg
Passband Ripple		-	-	0	dB
Filter Setting Time			$10^5/Fs$		s

6. The filter frequency response scales precisely with Fs.
7. Response shown is for Fs equal to 48 kHz. Filter characteristics scale with Fs.


**Figure 1. Single-Speed Mode Stopband Rejection**

**Figure 2. Single-Speed Mode Transition Band**

**Figure 3. Single-Speed Mode Transition Band (Detail)**

**Figure 4. Single-Speed Mode Passband Ripple**

**Figure 5. Double-Speed Mode Stopband Rejection**

**Figure 6. Double-Speed Mode Transition Band**













**Figure 7. Double-Speed Mode Transition Band (Detail)**

**Figure 8. Double-Speed Mode Passband Ripple**

**Figure 9. Quad-Speed Mode Stopband Rejection**

**Figure 10. Quad-Speed Mode Transition Band**

**Figure 11. Quad-Speed Mode Transition Band (Detail)**

**Figure 12. Quad-Speed Mode Passband Ripple**

## SWITCHING CHARACTERISTICS - SERIAL AUDIO PORT

(Logic "0" = GND = 0 V; Logic "1" = VL, C<sub>L</sub> = 20 pF)

Parameter	Symbol	Min	Typ	Max	Unit	
Output Sample Rate	Single-Speed Mode	F <sub>s</sub>	2	-	54	kHz
	Double-Speed Mode	F <sub>s</sub>	50	-	108	kHz
	Quad-Speed Mode	F <sub>s</sub>	100	-	216	kHz
OVFL to LRCK Edge Setup Time	t <sub>setup</sub>	16/f <sub>sclk</sub>	-	-	s	
OVFL to LRCK Edge Hold Time	t <sub>hold</sub>	1/f <sub>sclk</sub>	-	-	s	
<b>OVFL time-out on overrange condition</b> F <sub>s</sub> = 44.1, 88.2, 176.4 kHz F <sub>s</sub> = 48, 96, 192 kHz		-	740	-	ms	
		-	680	-	ms	
<b>MCLK Specifications</b>						
MCLK Period	t <sub>clkw</sub>	36	-	1953	ns	
MCLK Duty Cycle		40	-	60	%	
<b>Master Mode</b>						
SCLK falling to LRCK transition	t <sub>mslr</sub>	-20	-	20	ns	
SCLK falling to SDOUT valid	t <sub>sdo</sub>	-	-	32	ns	
SCLK Duty Cycle		-	50	-	%	
<b>Slave Mode</b>						
<b>Single-Speed</b>						
Output Sample Rate	F <sub>s</sub>	2	-	54	kHz	
LRCK Duty Cycle		40	50	60	%	
SCLK Period	t <sub>sclkw</sub>	145	-	-	ns	
SCLK Duty Cycle		45	50	55	%	
SDOUT valid before SCLK rising	t <sub>stp</sub>	10	-	-	ns	
SDOUT valid after SCLK rising	t <sub>hld</sub>	5	-	-	ns	
SCLK falling to LRCK transition	t <sub>slrd</sub>	-20	-	20	ns	
<b>Double-Speed</b>						
Output Sample Rate	F <sub>s</sub>	50	-	108	kHz	
LRCK Duty Cycle		40	50	60	%	
SCLK Period	t <sub>sclkw</sub>	145	-	-	ns	
SCLK Duty Cycle		45	50	55	%	
SDOUT valid before SCLK rising	t <sub>stp</sub>	10	-	-	ns	
SDOUT valid after SCLK rising	t <sub>hld</sub>	5	-	-	ns	
SCLK falling to LRCK transition	t <sub>slrd</sub>	-20	-	20	ns	
<b>Quad-Speed</b>						
Output Sample Rate	F <sub>s</sub>	100	-	216	kHz	
LRCK Duty Cycle		40	50	60	%	
SCLK Period	t <sub>sclkw</sub>	72	-	-	ns	
SCLK Duty Cycle		45	50	55	%	
SDOUT valid before SCLK rising	t <sub>stp</sub>	10	-	-	ns	
SDOUT valid after SCLK rising	t <sub>hld</sub>	5	-	-	ns	
SCLK falling to LRCK transition	t <sub>slrd</sub>	-8	-	8	ns	


**Figure 13. Master Mode, Left-Justified SAI**

**Figure 14. Slave Mode, Left-Justified SAI**

**Figure 15. Master Mode, I²S SAI**

**Figure 16. Slave Mode, I²S SAI**

**Figure 17.  $\overline{\text{OVFL}}$  Output Timing**


**Figure 18. Left-Justified Serial Audio Interface**

**Figure 19. I²S Serial Audio Interface**

**Figure 20.  $\overline{\text{OVFL}}$  Output Timing, I²S Format**

**Figure 21.  $\overline{\text{OVFL}}$  Output Timing, Left-Justified Format**

## DC ELECTRICAL CHARACTERISTICS

(GND = 0 V, all voltages with respect to ground. MCLK=12.288 MHz; Master Mode)

Parameter	Symbol	Min	Typ	Max	Unit
Power Supply Current (Normal Operation)	VA = 5 V IA	-	36	43	mA
	VL, VD = 5 V ID	-	36	46	mA
	VL, VD = 3.3 V ID	-	24	28	mA
Power Supply Current (Power-Down Mode) (Note 8)	VA = 5 V IA	-	100	-	uA
	VL, VD = 5 V ID	-	100	-	uA
Power Consumption (Normal Operation)	VA, VL, VD = 5 V	-	360	445	mW
	VA = 5 V; VL, VD = 3.3 V	-	260	307	mW
	(Power-Down Mode)	-	1	-	mW
Power Supply Rejection Ratio (1 kHz) (Note 9)	PSRR	-	65	-	dB
VQ Nominal Voltage		-	2.5	-	V
Output Impedance		-	25	-	kΩ
Maximum allowable DC current source/sink		-	0.01	-	mA
Filt+ Nominal Voltage		-	5	-	V
Output Impedance		-	4.5	-	kΩ
Maximum allowable DC current source/sink		-	0.01	-	mA


8. Power-Down Mode is defined as  $\overline{RST} = \text{Low}$  with all clocks and data lines held static.
9. Valid with the recommended capacitor values on FILT+ and VQ as shown in the Typical Connection Diagram.

## DIGITAL CHARACTERISTICS

Parameter	Symbol	Min	Typ	Max	Units
High-Level Input Voltage (% of VL)	V <sub>IH</sub>	70%	-	-	V
Low-Level Input Voltage (% of VL)	V <sub>IL</sub>	-	-	30%	V
High-Level Output Voltage at I <sub>o</sub> = 100 μA (% of VL)	V <sub>OH</sub>	70%	-	-	V
Low-Level Output Voltage at I <sub>o</sub> = 100 μA (% of VL)	V <sub>OL</sub>	-	-	15%	V
OVFL Current Sink	I <sub>ovfl</sub>	-	-	4.0	mA
Input Leakage Current	I <sub>in</sub>	-10	-	10	μA

## THERMAL CHARACTERISTICS

Parameter	Symbol	Min	Typ	Max	Unit
Allowable Junction Temperature		-	-	135	°C
Junction to Ambient Thermal Impedance	(Multi-layer PCB) TSSOP θ <sub>JA-TM</sub>	-	70	-	°C/W
	(Multi-layer PCB) SOIC θ <sub>JA-SM</sub>	-	60	-	°C/W
	(Single-layer PCB) TSSOP θ <sub>JA-TS</sub>	-	105	-	°C/W
	(Single-layer PCB) SOIC θ <sub>JA-SS</sub>	-	80	-	°C/W

**TYPICAL CONNECTION DIAGRAM**

**Figure 22. Typical Connection Diagram**

### 3. APPLICATIONS

#### 3.1 Operational Mode/Sample Rate Range Select

The output sample rate,  $F_s$ , can be adjusted from 2 kHz to 216 kHz. The CS5381 must be set to the proper speed mode via the mode pins, M1 and M0. Refer to [Table 1](#).

M1 (Pin 14)	M0 (Pin 13)	MODE	Output Sample Rate ( $F_s$ )
0	0	Single-Speed Mode	2 kHz - 54 kHz
0	1	Double-Speed Mode	50 kHz - 108 kHz
1	0	Quad-Speed Mode	100 kHz - 216 kHz
1	1	Reserved	

Table 1. CS5381 Mode Control

#### 3.2 System Clocking

The device supports operation in either Master Mode, where the left/right and serial clocks are synchronously generated on-chip, or Slave Mode, which requires external generation of the left/right and serial clocks. The device also includes a master clock divider in Master Mode where the master clock will be internally divided prior to any other internal circuitry when MDIV is enabled, set to logic 1. In Slave Mode, the MDIV pin needs to be disabled, set to logic 0.

##### 3.2.1 Master Mode

In Master mode, LRCK and SCLK operate as outputs. The left/right and serial clocks are internally derived from the master clock with the left/right clock equal to  $F_s$  and the serial clock equal to  $64 \times F_s$ , as shown in [Figure 23](#). Refer to [Table 2](#) for common master clock frequencies.




Figure 23. CS5381 Master Mode Clocking

SAMPLE RATE (kHz)	MDIV = 0 MCLK (MHz)	MDIV = 1 MCLK (MHz)
32	8.192	16.384
44.1	11.2896	22.5792
48	12.288	24.576
64	8.192	16.384
88.2	11.2896	22.5792
96	12.288	24.576
176.4	11.2896	22.5792
192	12.288	24.576

**Table 2. CS5381 Common Master Clock Frequencies**

### 3.2.2 Slave Mode

LRCK and SCLK operate as inputs in Slave mode. It is recommended that the left/right clock be synchronously derived from the master clock and must be equal to  $F_s$ . It is also recommended that the serial clock be synchronously derived from the master clock and be equal to  $64x F_s$  to maximize system performance. Refer to [Table 3](#) for required clock ratios.

	Single-Speed Mode $F_s = 2 \text{ kHz to } 54 \text{ kHz}$	Double-Speed Mode $F_s = 50 \text{ kHz to } 108 \text{ kHz}$	Quad-Speed Mode $F_s = 100 \text{ kHz to } 216 \text{ kHz}$
MCLK/LRCK Ratio	256x, 512x	128x, 256x	64x*, 128x
SCLK/LRCK Ratio	64x, 128x	64x	64x
* Only available in Master mode.			

**Table 3. CS5381 Slave Mode Clock Ratios**

### 3.3 Power-Up Sequence


Reliable power-up can be accomplished by keeping the device in reset until the power supplies, clocks and configuration pins are stable. It is also recommended that reset be enabled if the analog or digital supplies drop below the minimum specified operating voltages to prevent power glitch related issues.

The internal reference voltage must be stable for the device to produce valid data. Therefore, there is a delay between the release of reset and the generation of valid output, due to the finite output impedance of FILT+ and the presence of the external capacitance. This duration of this delay is less than 2500 LRCK cycles.

### 3.4 Analog Connections

The analog modulator samples the input at 6.144 MHz. The digital filter will reject signals within the stop-band of the filter. However, there is no rejection for input signals which are  $(n \times 6.144 \text{ MHz})$  the digital pass-band frequency, where  $n=0,1,2,\dots$ . Refer to [Figure 24](#), which shows the suggested filter that will attenuate any noise energy at 6.144 MHz in addition to providing the optimum source impedance for the modulators. The use of capacitors which have a large voltage coefficient (such as general purpose ceramics) must be avoided since these can degrade signal linearity. COG capacitors are recommended for this application.





**Figure 24. Recommended Analog Input Buffer**

### 3.5 High-Pass Filter and DC Offset Calibration

The operational amplifiers in the input circuitry driving the CS5381 may generate a small DC offset into the A/D converter. The CS5381 includes a high-pass filter after the decimator to remove any DC offset which could result in recording a DC level, possibly yielding “clicks” when switching between devices in a multi-channel system.

The high-pass filter continuously subtracts a measure of the DC offset from the output of the decimation filter. If the  $\overline{\text{HPF}}$  pin is taken high during normal operation, the current value of the DC offset register is frozen and this DC offset will continue to be subtracted from the conversion result. This feature makes it possible to perform a system DC offset calibration by:

1. Running the CS5381 with the high-pass filter enabled until the filter settles. See the Digital Filter Characteristics for filter settling time.
2. Disabling the high-pass filter and freezing the stored DC offset.

A system calibration performed in this way will eliminate offsets anywhere in the signal path between the calibration point and the CS5381.

## 3.6 Overflow Detection

The CS5381 includes overflow detection on both the left and right channels. This time multiplexed information is presented as open drain, active low on pin 15,  $\overline{\text{OVFL}}$ . The  $\overline{\text{OVFL\_L}}$  and  $\overline{\text{OVFL\_R}}$  data will go to a logical low as soon as an overrange condition in the opposite channel is detected. The data will remain low as specified in the “[Switching Characteristics - Serial Audio Port](#)” section on page 10. This ensures sufficient time to detect an overrange condition regardless of the speed mode. After the timeout, the  $\overline{\text{OVFL\_L}}$  and  $\overline{\text{OVFL\_R}}$  data will return to a logical high if there has not been any other overrange condition detected. Please note that an overrange condition on either channel will restart the timeout period for both channels.

### 3.6.1 $\overline{\text{OVFL}}$ Configuration

If the system does not require overflow detection, the user may leave the  $\overline{\text{OVFL}}$  pin disconnected. When using the overflow detection capability of the CS5381, a 10 k $\Omega$  pull-up resistor must be inserted between the  $\overline{\text{OVFL}}$  pin and VL because the  $\overline{\text{OVFL}}$  output is open drain, active low. This means that the  $\overline{\text{OVFL}}$  pin is high impedance for the case of no overflow condition, but the pull-up resistor will pull the node to VL. When an overflow condition occurs, the  $\overline{\text{OVFL}}$  pin can drive the node to GND thus indicating the presence of the overflow condition. In effect, the user can use the  $\overline{\text{OVFL}}$  pin to illuminate an LED, or mute the channel with an external circuit or a DSP. Furthermore, because the  $\overline{\text{OVFL}}$  output is open-drain, the  $\overline{\text{OVFL}}$  pins of multiple CS5381 devices can be tied together such that an overflow condition on a single device will drive the line low. When connecting  $\overline{\text{OVFL}}$  pins of multiple devices, only a single 10k $\Omega$  pull-up resistor is necessary.

### 3.6.2 $\overline{\text{OVFL}}$ Output Timing

In left-justified format, the  $\overline{\text{OVFL}}$  pin is updated one SCLK period after an LRCK transition. In I<sup>2</sup>S format, the  $\overline{\text{OVFL}}$  pin is updated two SCLK periods after an LRCK transition. Refer to [Figures 20](#) and [21](#). In both cases, the  $\overline{\text{OVFL}}$  data can be easily demultiplexed by using the LRCK to latch the data. In left-justified format, the rising edge of LRCK would latch the right channel overflow status, and the falling edge of LRCK would latch the left channel overflow status. In I<sup>2</sup>S format, the falling edge of LRCK would latch the right channel overflow status and the rising edge of LRCK would latch the left channel overflow status.

## 3.7 Grounding and Power Supply Decoupling

As with any high resolution converter, the CS5381 requires careful attention to power supply and grounding arrangements if its potential performance is to be realized. [Figure 22](#) shows the recommended power arrangements, with VA and VL connected to clean supplies. VD, which powers the digital filter, may be run from the system logic supply or may be powered from the analog supply via a resistor. In this case, no additional devices should be powered from VD. Decoupling capacitors should be as near to the ADC as possible, with the low value ceramic capacitor being the nearest. All signals, especially clocks, should be kept away from the FILT+ and VQ pins in order to avoid unwanted coupling into the modulators. The FILT+ and VQ decoupling capacitors, particularly the 0.01  $\mu\text{F}$ , must be positioned to minimize the electrical path from FILT+ and REFGND. The CDB5381 evaluation board demonstrates the optimum layout and power supply arrangements. To minimize digital noise, connect the ADC digital outputs only to CMOS inputs.

## 3.8 Synchronization of Multiple Devices

In systems where multiple ADCs are required, care must be taken to achieve simultaneous sampling. To ensure synchronous sampling, the MCLK and LRCK must be the same for all of the CS5381's in the system. If only one master clock source is needed, one solution is to place one CS5381 in Master mode, and slave all of the other CS5381's to the one master. If multiple master clock sources are needed, a possible solution would be to supply all clocks from the same external source and time the CS5381 reset with the falling edge of MCLK. This will ensure that all converters begin sampling on the same clock edge.

### 3.9 Capacitor Size on the Reference Pin (FILT+)

The CS5381 requires an external capacitance on the internal reference voltage pin, FILT+. The size of this decoupling capacitor will affect the low frequency distortion performance as shown in Figure 25, with larger capacitor values used to optimize low frequency distortion performance. The THD+N curves in Figure 25 were measured with  $V_A=V_D=V_L=5\text{ V}$  in Single-Speed Master Mode with a full-scale sinewave input.






Figure 25. CS5381 THD + N versus Frequency

**4. PACKAGE DIMENSIONS**
**24L SOIC (300 MIL BODY) PACKAGE DRAWING**


DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.093	0.104	2.35	2.65
A1	0.004	0.012	0.10	0.30
B	0.013	0.020	0.33	0.51
C	0.009	0.013	0.23	0.32
D	0.598	0.614	15.20	15.60
E	0.291	0.299	7.40	7.60
e	0.040	0.060	1.02	1.52
H	0.394	0.419	10.00	10.65
L	0.016	0.050	0.40	1.27
$\alpha$	0°	8°	0°	8°

## 24L TSSOP (4.4 mm BODY) PACKAGE DRAWING



DIM	INCHES			MILLIMETERS			NOTE
	MIN	NOM	MAX	MIN	NOM	MAX	
A	--	--	0.043	--	--	1.10	
A1	0.002	0.004	0.006	0.05	--	0.15	
A2	0.03346	0.0354	0.037	0.85	0.90	0.95	
b	0.00748	0.0096	0.012	0.19	0.245	0.30	2,3
D	0.303	0.307	0.311	7.70	7.80	7.90	1
E	0.248	0.2519	0.256	6.30	6.40	6.50	
E1	0.169	0.1732	0.177	4.30	4.40	4.50	1
e	--	0.026 BSC	--	--	0.65 BSC	--	
L	0.020	0.024	0.028	0.50	0.60	0.70	
$\mu$	0°	4°	8°	0°	4°	8°	

**JEDEC #: MO-153**

*Controlling Dimension is Millimeters.*

**Notes:**

1. "D" and "E1" are reference datums and do not include mold flash or protrusions, but do include mold mismatch and are measured at the parting line, mold flash or protrusions shall not exceed 0.20 mm per side.
2. Dimension "b" does not include dambar protrusion/intrusion. Allowable dambar protrusion shall be 0.13 mm total in excess of "b" dimension at maximum material condition. Dambar intrusion shall not reduce dimension "b" by more than 0.07 mm at least material condition.
3. These dimensions apply to the flat section of the lead between 0.10 and 0.25 mm from lead tips.

---

**5. ORDERING INFORMATION**

Product	Description	Package	Pb-Free	Grade	Temp Range	Container	Order #
CS5381	120 dB, 192 kHz, Multi-Bit Audio A/D Converter	24-TSSOP	Yes	Commercial	-10° to +70° C	Bulk	CS5381K-KZZ
						Tape & Reel	CS5381K-KZZR
CS5381	120 dB, 192 kHz, Multi-Bit Audio A/D Converter	24-SOIC	Yes	Commercial	-10° to +70° C	Bulk	CS5381K-KSZ
						Tape & Reel	CS5381K-KSZR
CDB5381	CS5381 Evaluation Board	-	-	-	-	-	CDB5381

---

## 6 PARAMETER DEFINITIONS

### Dynamic Range

The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. Dynamic Range is a signal-to-noise ratio measurement over the specified bandwidth made with a -60 dBFS signal. 60 dB is added to resulting measurement to refer the measurement to full-scale. This technique ensures that the distortion components are below the noise level and do not affect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17-1991, and the Electronic Industries Association of Japan, EIAJ CP-307. Expressed in decibels.

### Total Harmonic Distortion + Noise

The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth (typically 10 Hz to 20 kHz), including distortion components. Expressed in decibels. Measured at -1 and -20 dBFS as suggested in AES17-1991 Annex A.

### Frequency Response

A measure of the amplitude response variation from 10 Hz to 20 kHz relative to the amplitude response at 1 kHz. Units in decibels.

### Interchannel Isolation

A measure of crosstalk between the left and right channels. Measured for each channel at the converter's output with no signal to the input under test and a full-scale signal applied to the other channel. Units in decibels.

### Interchannel Gain Mismatch

The gain difference between left and right channels. Units in decibels.

### Gain Error

The deviation from the nominal full-scale analog input for a full-scale digital output.

### Gain Drift

The change in gain value with temperature. Units in ppm/°C.

### Offset Error

The deviation of the mid-scale transition (111...111 to 000...000) from the ideal. Units in mV.

## 7. REVISION HISTORY

Release	Date	Changes
A1	December 2002	Initial Release
A2	October 2003	Changed front page description of digital filter Improved distortion specification from -105 dB to -110 dB Modified serial port timing specifications for slave mode operation Added pull-down resistors to recommended input buffer
A3	May 2004	Changed full-scale voltage specification to reflect VA supply voltage Added Applications section about capacitor value on FILT+ pin Changed input impedance specification from 37 to 2.5 kΩ Changed impedance specification on FILT+ from 35 to 4.5 kΩ
A4	August 2004	Add Lead free part number
F1	July 2005	Replaced diagrams showing $\overline{\text{OVFL}}$ functionality (see Figures 20 and 21) Replaced Figures 13, 15, 18 and 19 to demonstrate pre-emption of the MSB. Increased maximum digital current ( $I_D$ ) specification at 5 V from 43 mA to 46 mA.
F2	July 2005	Updated Ordering Information.
F3	October 2021	Updated Ordering Information as per PCN-2020-141.

### Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find the one nearest you, go to [www.cirrus.com](http://www.cirrus.com).

#### IMPORTANT NOTICE

The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either "Cirrus Logic" or "Cirrus") are sold subject to Cirrus Logic's terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its overall product design, end-use applications, and system security, including the specific manner in which it uses Cirrus Logic components. Certain uses or product designs may require an intellectual property license from a third party. Features and operations described herein are for illustrative purposes only and do not constitute a suggestion or instruction to adopt a particular product design or a particular mode of operation for a Cirrus Logic component.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, NUCLEAR SYSTEMS, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus Logic, and you may not use this document in connection with any legal analysis concerning Cirrus Logic products described herein. No license to any technology or intellectual property right of Cirrus Logic or any third party is granted herein, including but not limited to any patent right, copyright, mask work right, or other intellectual property rights. Any provision or publication of any third party's products or services does not constitute Cirrus Logic's approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other products of Cirrus Logic, and only if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. This document and its information is provided "AS IS" without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus Logic for the use of information herein, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus, the Cirrus Logic logo design, and SoundClear are among the trademarks of Cirrus Logic. Other brand and product names may be trademarks or service marks of their respective owners.

Copyright © 2005–2021 Cirrus Logic, Inc. and Cirrus Logic International Semiconductor Ltd. All rights reserved.