



IQS318 DATASHEET


Single channel standalone and I²C proximity or touch sensing controller. It features low power consumption and different adjustable settings such as sensitivity, sampling period, and sensing threshold.

1 Device Overview

The IQS318 ProxFusion® IC is both a standalone and I²C sensing device for single channel proximity or touch sensing requirements. The sensor is configurable via external input pins and on-chip calculations enable the IC to respond effectively in various use cases.

1.1 Main Features

- > Multiple user interface options:
 - Single channel I²C / standalone inductive switch (with long term activation: IQS318-0xx)
 - Single channel I²C / standalone inductive button / single level trigger (IQS318-1xx)
 - Single channel I²C / standalone inductive snap button (IQS318-2xx)
 - Single channel I²C / standalone self-capacitive switch (with long term activation: IQS318-5xx)
- > 1 (self) / 2 (inductive) external sensor pad connection
- > Built-in basic functions:
 - Automatic tuning
 - Noise filtering
 - Debounce & hysteresis
- > Built-in signal processing options:
 - Single I²C touch/proximity output
 - Single standalone touch output
- > Design simplicity
 - Configurable channel sensitivity, sample period, threshold, and charge transfer frequency using external input pins
 - One-time programmable settings for custom IC configuration (MOQs apply)
- > I²C debugging interface with IRQ/RDY (up to fast plus -1MHz)
- > Supply voltage 1.71V to 3.5V
- > Package options
 - WLCSP11 (1.48 x 1.08 x 0.345 mm) - interleaved 0.35mm x 0.35mm ball pitch
 - DFN12 (3 x 3 x 0.75 mm) - 0.5mm pitch
 - QFN20 (3 x 3 x 0.55 mm) - 0.4mm pitch



1.2 Applications

- > General-use button/switch
- > Wear detection
- > Backlight activation
- > Tamper switch (release detection)
- > Snap button



1.3 Block Diagram




Figure 1.1: Functional Block Diagram

1.4 Order Code Description

1.4.1 IQS318-0xx

The IQS318-0xx is a single channel I²C (IQS318-000) / standalone (IQS318-001) inductive switch application that make use of the long term activation UI.

Applications of the IQS318-0xx order codes include general-use inductive switches and tamper switches (release detection).

1.4.2 IQS318-1xx

The IQS318-1xx is a single channel I²C (IQS318-100) / standalone (IQS318-101) inductive button application without the long term activation UI.

Applications of the IQS318-1xx order codes include general-use inductive buttons that will recover automatically even if a harsh environment causes them to become latched accidentally.

1.4.3 IQS318-2xx

The IQS318-2xx is a single channel I²C (IQS318-200) / standalone (IQS318-201) inductive button application without the long term activation UI.

Applications of the IQS318-2xx order codes include inductive snap buttons. The IQS318-2xx also covers a wide range of snap domes and PCB overlays. The algorithm of this solution is tuned for the snap button profile rather than just a threshold crossing. A single sensitivity setting applies to various different snap-dome and overlay combinations. An alternate excitation frequency option exists for applications where multiple inductive coils are placed next to each other. This prevents interference between coils. Alternating coil frequencies are recommended when placing multiple coils next to each other.



1.4.4 IQS318-5xx

The IQS318-5xx is a single channel I²C (IQS318-510) / standalone (IQS318-511) capacitive switch application that make use of the long term activation UI.

Applications of the IQS318-5xx order codes include capacitive wear detection, lid open-close switches, and backlight activation.



Contents

1	Device Overview	1
1.1	Main Features	1
1.2	Applications	1
1.3	Block Diagram	2
1.4	Order Code Description	2
1.4.1	IQS318-0xx	2
1.4.2	IQS318-1xx	2
1.4.3	IQS318-2xx	2
1.4.4	IQS318-5xx	3
2	Hardware Connection	7
2.1	WLCSP11 Pin Diagram	7
2.2	DFN12 Pin Diagram	7
2.3	QFN20 Pin Diagram	8
2.4	Signal Descriptions	9
2.5	Reference Schematic	10
3	Electrical Characteristics	12
3.1	Absolute Maximum Ratings	12
3.2	Recommended Operating Conditions	12
3.3	ESD Rating	12
3.4	Current Consumption	13
3.4.1	IQS318-000: I ² C Inductive Switch (Long Term Activation)	13
3.4.2	IQS318-001: Standalone Inductive Switch (Long Term Activation)	13
3.4.3	IQS318-100: I ² C Inductive Button	13
3.4.4	IQS318-101: Standalone Inductive Button	13
3.4.5	IQS318-200: I ² C Inductive Snap Button	13
3.4.6	IQS318-201: Standalone Inductive Snap Button	13
3.4.7	IQS318-510: I ² C Self-Capacitive Switch (Long Term Activation)	14
3.4.8	IQS318-511: Standalone Self-Capacitive Switch (Long Term Activation)	14
4	Timing and Switching Characteristics	15
4.1	Reset Levels	15
4.2	MCLR Pin Levels and Characteristics	15
4.3	Digital I/O Characteristics	15
4.4	I ² C Characteristics	16
5	Basic Standalone Functionality	17
5.1	Input Pin Functionality	17
5.2	Output Pin Functionality	17
5.3	Standalone Power On Sequence of the IQS318-511	18
5.4	Standalone Power On Sequence of the IQS318-001, IQS318-101, and IQS318-201	18
6	ProxFusion[®] Module	20
6.1	Channel Options	20
6.2	Low Power Options	20
6.3	Count Value	20
6.3.1	Max Counts	20
6.4	Long-Term Average (LTA)	20
6.4.1	Reseed	20



6.5	Automatic Tuning Implementation (ATI)	20
6.6	Automatic Re-ATI	21
6.6.1	Description	21
6.6.2	Conditions for Re-ATI to Activate	21
6.6.3	ATI Error	21
6.7	Channel Outputs	22
6.7.1	Channel Proximity	22
6.7.2	Channel Touch	22
6.7.3	Channel Touch Direction	22
6.8	Power Mode Timeout	22
6.9	Sensor Setup	22
6.9.1	Channel Setup	22
6.9.2	Charge Transfer Frequency	22
6.9.3	Filter Betas	23
6.10	Watchdog Timer	23
6.11	Hardware Reset	23
7	I²C Interface	24
7.1	Debug Mode	24
7.2	Conditions for Debugging	24
7.3	Debug Mode to Standalone Mode	24
7.4	I ² C Streaming Mode	24
7.5	I ² C Module Specification	24
7.6	I ² C Address	24
7.7	I ³ C Compatibility	25
7.8	Communication During ATI	25
7.9	Memory Map Addressing and Data	25
7.10	RDY/IRQ	25
7.11	Communications Window	25
7.12	I ² C Communication Timeout	25
7.13	Terminate Communication	26
7.14	Invalid Communications Return	26
7.15	I ² C Interface Types	26
7.15.1	I ² C Streaming	26
7.15.2	I ² C Event Mode	26
7.16	Event Mode Communication	27
7.16.1	Events	27
7.16.2	Force Communication	27
8	Memory Map Register Descriptions	28
9	Ordering Information	29
9.1	Ordering Code	29
9.2	Top Marking	29
9.2.1	WLCSP11 Package	29
9.2.2	DFN12 Package Marking Option 1	29
9.2.3	DFN12 Package Marking Option 2	30
9.2.4	QFN20 Package Marking	30
10	Package Specification	31
10.1	Package Outline Description - WLCSP11	31
10.2	Package Outline Description - DFN12	32



10.3	Package Outline Description – QFN20 (QFR)	33
10.4	Tape and Reel Specifications	34
A	Memory Map Descriptions	35
B	Inductive Resonant Tank Design Guideline	41
C	Revision History	43

2 Hardware Connection

2.1 WLCSP11 Pin Diagram




Table 2.1: 11-pin WLCSP11 Package

Pin no.	Signal
A7	VSS
A5	Output
A3	VREG
A1	Rx1
B6	InputA
B4	Unused
B2	Rx0/Tx0
C7	MCLR/RDY
C5	VDD
C3	InputB
C1	InputC

2.2 DFN12 Pin Diagram





Table 2.2: 12-pin DFN Package

Pin no.	Signal
1	InputA
2	Output
3	VDD
4	VREG
5	InputB
6	InputC
7	Rx0/Tx0
8	NC
9	Rx1
10	Unused
11	MCLR/RDY
12	VSS



2.3 QFN20 Pin Diagram

Table 2.3: 20-pin QFN Package (Top View)



Pin no.	Signal	Pin no.	Signal
1	InputC	11	NC
2	Rx0/Tx0	12	NC
3	Rx1	13	NC
4	NC	14	NC
5	NC	15	NC
6	VREG	16	NC
7	Unused	17	MCLR/RDY
8	VDD	18	InputA
9	VSS	19	Output
10	NC	20	InputB

Area name	Signal
TAB ⁱ	Thermal pad (floating)

ⁱIt is recommended to connect the thermal pad (TAB) to VSS.



2.4 Signal Descriptions

Table 2.4: Signal Descriptions

Function	Signal Name	Signal Type	Pin Type ⁱⁱ	Description
ProxFusion®	Rx0/Tx0	Analog	IO	ProxFusion® channel
	Rx1	Analog	IO	
	InputC	Digital	IO	
	InputA	Digital	IO	InputA pad
	Unused	N/A	IO	Unused pad
GPIO	MCLR/RDY	N/A	IO	Active pull-up, 200k resistor to VDD. Pulled low during POR, and MCLR function enabled by default. VPP input for OTP
Digital Out/ I ² C	Output	Digital	IO	Digital Output / I ² C Data (Debugging)
	InputB	Digital	IO	Digital Output / I ² C Clock (Debugging)
Power	VDD	Power	P	Power supply input voltage
	VREG	Power	P	Internal regulated supply output
	VSS	Power	P	Analog/Digital Ground

ⁱⁱPin Types: I = Input, O = Output, I/O = Input or Output, P = Power



2.5 Reference Schematic




Figure 2.1: DFN12 Inductive Reference Schematic (IQS318-0xx, IQS318-1xx, and IQS318-2xx) ⁱ




Figure 2.2: DFN12 Self-Capacitive Reference Schematic (IQS318-5xx) ⁱ




Figure 2.3: QFN20 Inductive Reference Schematic (IQS318-0xx, IQS318-1xx, and IQS318-2xx) ⁱ




Figure 2.4: QFN20 Self-Capacitive Reference Schematic (IQS318-5xx) ⁱ

ⁱFor I²C debugging, 4.7kΩ pull-ups are required on Output, InputB and MCLR/RDY



3 Electrical Characteristics

3.1 Absolute Maximum Ratings

	Min	Max	Unit
Voltage applied at VDD pin to VSS	1.71	3.5	V
Voltage applied to any ProxFusion® pin	-0.3	VREG	V
Voltage applied to any other pin (referenced to VSS)	-0.3	VDD + 0.3 (3.5V max)	V
Storage temperature, T _{stg}	-40	85	°C

3.2 Recommended Operating Conditions

Recommended operating conditions		Min	Nom	Max	Unit
VDD	Supply voltage applied at VDD pin	1.71		3.5	V
VREG	Internal regulated supply output for analog domain		1.53		V
VSS	Supply voltage applied at VSS pin	0	0	0	V
T _A	Operating free-air temperature	-40	25	85	°C
C _{VDD}	Recommended capacitor at VDD	2*C _{VREG}	3*C _{VREG}		μF
C _{VREG}	Recommended external buffer capacitor at VREG, ESR ≤ 200mΩ	2	5	13	μF
C _{X_SELF-VSS}	Maximum capacitance of all external electrodes on all ProxFusion® blocks (self-capacitance mode)	-	-	400	pF
RC _{X_SELF}	Series (in-line) resistance of all self capacitance pins in self capacitance mode	0 ⁱ	0.47	10 ⁱⁱ	kΩ

3.3 ESD Rating

		Value	Unit
V _(ESD)	Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁱⁱⁱ	± 2000	V

ⁱNominal series resistance of 470Ω is recommended to prevent received and emitted EMI effects. Typical resistance also adds additional ESD protection

ⁱⁱSeries resistance limit is a function of f_{xfer} and the circuit time constant, RC. $R_{max} \times C_{max} = \frac{1}{(6 \times f_{xfer})}$ where "C" is the pin capacitance to Vss.

ⁱⁱⁱ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2000 V may actually have higher performance.



3.4 Current Consumption

3.4.1 IQS318-000: I²C Inductive Switch (Long Term Activation)

Configuration	Sampling period [ms]	Active channels	Typical Power Consumption [μ A] 3.3V ⁱ
InputC floating	200	Inductive (1 channel)	4.5
InputC to VSS	43	Inductive (1 channel)	25.6

3.4.2 IQS318-001: Standalone Inductive Switch (Long Term Activation)

Configuration	Sampling period [ms]	Active channels	Typical Power Consumption [μ A] 3.3V ⁱ
InputC floating	200	Inductive (1 channel)	4.3
InputC to VSS	43	Inductive (1 channel)	24.4

3.4.3 IQS318-100: I²C Inductive Button

Configuration	Sampling period [ms]	Active channels	Typical Power Consumption [μ A] 3.3V ⁱ
InputC floating	200	Inductive (1 channel)	4.6
InputC to VSS	43	Inductive (1 channel)	15.2

3.4.4 IQS318-101: Standalone Inductive Button

Configuration	Sampling period [ms]	Active channels	Typical Power Consumption [μ A] 3.3V ⁱ
InputC floating	200	Inductive (1 channel)	4.3
InputC to VSS	43	Inductive (1 channel)	17.3

3.4.5 IQS318-200: I²C Inductive Snap Button

Configuration	Sampling period [ms]	Active channels	Typical Power Consumption [μ A] 3.3V ⁱ
InputC floating	200	Inductive (1 channel)	4.7
InputC to VSS	43	Inductive (1 channel)	24.8

3.4.6 IQS318-201: Standalone Inductive Snap Button

Configuration	Sampling period [ms]	Active channels	Typical Power Consumption [μ A] 3.3V ⁱ
InputC floating	200	Inductive (1 channel)	4.3
InputC to VSS	43	Inductive (1 channel)	14.6



3.4.7 IQS318-510: I²C Self-Capacitive Switch (Long Term Activation)

Configuration	Sampling period [ms]	Active channels	Typical Power Consumption [μ A] 3.3V ⁱ
InputC floating	200	Self-capacitance (1 channel)	3.6
InputC to VSS	43	Self-capacitance (1 channel)	9.6

3.4.8 IQS318-511: Standalone Self-Capacitive Switch (Long Term Activation)

Configuration	Sampling period [ms]	Active channels	Typical Power Consumption [μ A] 3.3V ⁱ
InputC floating	200	Self-capacitance (1 channel)	3.1
InputC to VSS	43	Self-capacitance (1 channel)	8.3

ⁱLong term averages - higher power consumption expected momentarily during activated states.

4 Timing and Switching Characteristics

4.1 Reset Levels

Table 4.1: Reset Levels

Parameter		Min	Max	Unit
V _{VDD}	Rising edge (Reset release) - slope >100V/s	-	1.65	V
	Falling edge (Reset trigger) - slope >100V/s	0.90	-	V

4.2 MCLR Pin Levels and Characteristics

Table 4.2: MCLR Pin Characteristics

Parameter	Conditions	Min	Typ	Max	Unit	
V _{IL(MCLR)}	MCLR Input low level voltage	VDD = 3.3V	VSS - 0.3	-	1.05	V
	VDD = 1.7V	0.75				
V _{IH(MCLR)}	MCLR Input high level voltage	VDD = 3.3V	-	VDD + 0.3	2.25	V
	VDD = 1.7V	1.05				
R _{PU(MCLR)}	MCLR pull-up equivalent resistor	180	210	240	kΩ	
t _{PULSE(MCLR)}	MCLR input pulse width – no trigger	VDD = 3.3V	-	-	15	ns
		VDD = 1.7V			10	
t _{TRIG(MCLR)}	MCLR input pulse width – ensure trigger	250	-	-	ns	




Figure 4.1: MCLR Pin Diagram

4.3 Digital I/O Characteristics

Table 4.3: Digital I/O Characteristics

Parameter	Test Conditions	Min	Typ	Max	Unit
V _{OL}	Output & InputB Output low voltage	I _{sink} = 20mA		0.3	V
V _{OH}	Output high voltage	I _{source} = 20mA	VDD - 0.2		V
V _{IL}	Input low voltage		VDD * 0.3		V
V _{IH}	Input high voltage			VDD * 0.7	V
C _{b_max}	Output & InputB maximum bus capacitance			550	pF



4.4 I²C Characteristics

Table 4.4: I²C Characteristics

Parameter	Test Conditions	VDD	Min	Typ	Max	Unit
f _{SCL}	SCL clock frequency	1.8V, 3.3V			1000	kHz
t _{HD,STA}	Hold time (repeated) START	1.8V, 3.3V	0.26			μs
t _{SU,STA}	Setup time for a repeated START	1.8V, 3.3V	0.26			μs
t _{HD,DAT}	Data hold time	1.8V, 3.3V	0			ns
t _{SU,DAT}	Data setup time	1.8V, 3.3V	50			ns
t _{SU,STO}	Setup time for STOP	1.8V, 3.3V	0.26			μs
t _{SP}	Pulse duration of spikes suppressed by input filter	1.8V, 3.3V	0		50	ns




Figure 4.2: I²C Mode Timing Diagram



5 Basic Standalone Functionality

5.1 Input Pin Functionality

The IQS318 offers three input pins that can be used to adjust the threshold, sensitivity, sampling period, and charge transfer frequency. Table 5.1 shows the different input pin configurations.

Table 5.1: IQS318 input pin description

Input pin	Floating	VDD ^{iv}	VSS ^v
InputA ⁱ	N/A	InputA IQS318-2xx order code: 14MHz charge transfer frequency	InputA IQS318-2xx order code: 7MHz charge transfer frequency
		InputA other order codes: High threshold (less sensitive)	InputA other order codes: Low threshold (more sensitive)
InputB ⁱⁱ	High sensitivity	N/A	Low sensitivity
InputC ⁱⁱⁱ	Low sampling period	N/A	High sampling period

Take note that debugging is not possible when InputB is shorted to VSS. Both InputB and Output must have pull-up resistors connected.

5.2 Output Pin Functionality

Output is used to indicate when a touch event has occurred. The Output of the IQS318 order codes are configured as a push-pull active low pin and is set to VSS when a touch is detected and to VDD when a release event is detected. The IQS318 power-on state description is shown in Table 5.2.

Table 5.2: IQS318 power-on state description

IC order option (all output active low)	POR state of the output pin	Output pin state description
IQS318-000	High	Not in touch
IQS318-001	High	Not in touch
IQS318-100	High	Not in touch
IQS318-101	High	Not in touch
IQS318-200	High	Not in touch
IQS318-201	High	Not in touch
IQS318-510	Low	In touch / In wear / Lid closed
IQS318-511	Low	In touch / In wear / Lid closed

ⁱInputA should never be left floating. The IQS318-2xx use InputA to set the charge transfer frequency (f_{xfer}) while all the remaining order codes use InputA to set the threshold.

ⁱⁱWhen InputB is left floating, the internal pull-up is enabled and InputB is pulled high. InputB must not be pulled high externally to VDD.

ⁱⁱⁱInputC must not be pulled high to VDD.

^{iv}Pins are shorted to VDD.

^vPins are shorted to VSS.



5.3 Standalone Power On Sequence of the IQS318-511

On startup, the output of the IQS318-511 will follow the sequence shown in Figures 5.1 and 5.2. The time interval, t_{init} , is typically less than 12ms and t_{start_up} , is typically less than 250ms.




Figure 5.1: IQS318-511 output timing diagram (touch at POR)




Figure 5.2: IQS318-511 output timing diagram (no touch at POR)

5.4 Standalone Power On Sequence of the IQS318-001, IQS318-101, and IQS318-201

For the IQS318-001, IQS318-101, and IQS318-201 order codes, the output on startup will follow the sequence shown in Figures 5.3 and 5.4. The time interval, t_{init} , is typically less than 12ms and t_{start_up} , is typically less than 250ms.




Figure 5.3: IQS318-001, IQS318-101, and IQS318-201 output timing diagram (touch at POR)




Figure 5.4: IQS318-001, IQS318-101, and IQS318-201 output timing diagram (no touch at POR)



6 ProxFusion® Module

The IQS318 contains a single ProxFusion® module that uses patented technology to measure and process the sensor data.

6.1 Channel Options

The single channel inductive sensors (IQS318-0xx, IQS318-1xx, and IQS318-2xx), and the single channel self-capacitive sensor (IQS318-5xx), are intended for basic standalone and I²C inductive and capacitive applications.

- > Sensor pad design overview: AZD125
- > Capacitive button layout guide: AZD125
- > Inductive design layout guide: AZD115

6.2 Low Power Options

The IQS318 standalone options offer two sampling period configurations (low SP and high SP). The low sampling period is used for applications that do not require a highly responsive output with lowest power consumption, while the high sampling period is used for applications that require a more immediate response such as repetitive button taps.

6.3 Count Value

The sensing measurement determines a *count value* for the sensing channel. Count values are inversely proportional to the actual analog change in capacitance or inductance, and all outputs are derived from this.

6.3.1 Max Counts

Each channel is limited to having a count value smaller than the *maximum counts*. If the ATI setting or hardware causes a measured count value higher than this, the conversion will be stopped, and the counts will be limited to the maximum value.

6.4 Long-Term Average (LTA)

User interaction is detected by comparing the measured count values to a reference value known as the *LTA*. The LTA of the sensor is slowly updated to track changes in the environment and is not updated during user interaction.

6.4.1 Reseed

When a reseed event occurs the LTA is seeded with the current counts value. Therefore a reseed event will exit any touch or proximity conditions. The IQS318 automatically handles reseed events and a reseed command can be given by setting the corresponding bit (register 0x70, bit3).

6.5 Automatic Tuning Implementation (ATI)

The ATI is an advanced technological feature implemented in ProxFusion® devices to allow optimal performance of the devices for a wide range of sensing electrode capacitances and inductances



without modification to external components. The ATI settings allows the tuning of various parameters. For a detailed description of the ATI see: AZD004.

6.6 Automatic Re-ATI

6.6.1 Description

Re-ATI will be triggered if certain conditions are met. One of the most important features of the Re-ATI is that it allows easy and fast recovery from an incorrect ATI, such as when performing ATI during user interaction with the sensor. This could cause the wrong ATI compensation to be configured, since the user affects the capacitance or inductance of the sensor. A Re-ATI would correct this. Automatic re-ATI is always enabled on the IQS318. For debugging, when a Re-ATI is performed on the IQS318, a status bit will be set momentarily to indicate that this has occurred.

6.6.2 Conditions for Re-ATI to Activate

A Re-ATI is performed when the reference of a channel drifts outside of the acceptable range from the ATI Target. The boundary where Re-ATI occur for a given channel can be adjusted in the registers listed in Table A.9.

$$\text{Re-ATI Boundary} = \text{ATI target} \pm \left(\frac{1}{8} \times \text{ATI Target} \right) \quad (1)$$

For example, assume that the ATI target is configured to 800 and the boundary value is $\frac{1}{8} \times 800 = 100$. If Re-ATI is enabled, the ATI algorithm will be repeated under the following conditions:

$$\text{LTA} > 900 \text{ or } \text{LTA} < 700$$

The ATI algorithm executes in a short time, so it goes unnoticed by the user.

6.6.3 ATI Error

After the ATI algorithm is performed, a check is done to see if there was any error with the algorithm. An ATI error is reported if one of the following conditions is true for the sensing channel after the ATI is completed:

- > ATI Compensation = 0 (min value)
- > ATI Compensation = 1023 (max value)
- > Count is already outside the Re-ATI range upon completion of the ATI algorithm

If any of these conditions are met, the corresponding error flag will be set (*ATI Error*). The flag status is only updated again when a new ATI algorithm is performed.

Re-ATI will not be repeated immediately if an ATI Error occurs. This is to prevent the Re-ATI repeating indefinitely. An ATI error should however not occur under normal circumstances.



6.7 Channel Outputs

6.7.1 Channel Proximity

A channel proximity event occurs when the channel proximity threshold has been reached and this happens when a target comes into close proximity with the sensing electrode. A channel proximity output is debounced (see Table A.12), and the proximity threshold configured is a delta value (see Table A.12) measuring how much a channels count value has deviated from the reference/LTA value.

6.7.2 Channel Touch

A channel touch event occurs when the touch threshold has been reached. Touch threshold can be calculated as:

$$\text{Threshold} = \text{value} \times \frac{\text{LTA}}{256} \quad (2)$$

The touch hysteresis value determines the corresponding touch release threshold. Release threshold can be calculated as:

$$\text{Release threshold} = \frac{\text{LTA}}{256} \times (\text{Threshold value} - \text{Hysteresis value}) \quad (3)$$

6.7.3 Channel Touch Direction

When a channel touch event occurs, the touch direction flag indicates whether the touch is positive or negative and this is only applicable to the IQS318-0xx and IQS318-5xx order codes that make use of the long term activation UI and the dual direction setting.

6.8 Power Mode Timeout

In order to optimise the power consumption and the performance, the power modes are “stepped” by default in order to move to power efficient modes when no interaction has been detected for a certain (configurable) time, known as the “power mode timeout”.

6.9 Sensor Setup

6.9.1 Channel Setup

A single channel is activated on startup. It is designed to detect proximity or touch conditions, and the channel sensitivity, threshold, sampling period, and charge transfer frequency can be adjusted using three input pins on the IQS318. For information about adjusting the channel sensitivity, threshold, sampling period, and charge transfer frequency, see Section 5.1.

6.9.2 Charge Transfer Frequency

The charge transfer frequency (f_{xfer}) is set to a default of 2MHz for the IQS318-0xx, IQS318-1xx, and IQS318-2xx order codes, and 1MHz for the IQS318-5xx order code unless otherwise indicated. F_{xfer} can be used as the T_x frequency by setting bit 5 of register 0x20 to 0 while F_{OSC} can be as the T_x frequency by setting bit 5 of register 0x20 to 1. Note that f_{xfer} is configurable and for more information about the usage of f_{xfer} for an inductive resonant tank design, see Appendix B.



6.9.3 Filter Betas

An Infinite Impulse Response(IIR) filter is applied to the digitised raw input for both the counts value and the LTA. There are two sets of filter settings for the IQS318-0xx, IQS318-1xx, and IQS318-5xx of which one must be selected at startup depending on the configured sampling period (SP). Normal power low SP and ULP low SP filter settings are used for a low sampling period, while normal power high SP and ULP high SP filter settings are used for a high sampling period. For the IQS318-2xx the same filter settings are used for the two power modes.

The damping factor can be calculated as:

$$\text{Damping factor} = \frac{\text{Beta}}{256} \quad (4)$$

6.10 Watchdog Timer

The IQS318 implements a hardware watchdog timer. The watchdog timer is set to expire after 255ms if not kicked and will trigger a software reset upon expiration.

During I²C communication the watchdog timer will reset whenever a read or write occurs. Therefore, if the master initiates communication by sending an I²C START condition and does not complete the I²C transaction then after 255ms the IQS318 device will reset.

The I²C transaction is completed either when an I²C STOP notification is sent by the master or when the master ends the communication as described in Section 7.13.

6.11 Hardware Reset

The MCLR pin (active low) can be used to hard reset the device. For more details see Section 4.2.



7 I²C Interface

7.1 Debug Mode

The IQS318 provides a debug mode or I²C streaming mode for all standalone versions of the product. The debug window enables the user to test different settings and the functionalities of the three input selections described in Section 5.1.

7.2 Conditions for Debugging

The debug window is made available on the standalone devices on startup if the following conditions are met:

- > The states of InputB and Output pins must be high
- > There must be a pull-up on RDY

Take note that the debug window is only available for a configurable period of time (I²C transaction timeout). If no I²C communication request has been received during this period of time, the device goes into standalone mode.

7.3 Debug Mode to Standalone Mode

In debug mode, the user can test different settings, change register values, and then switch back to standalone mode with the updated settings. In standalone mode the I²C functionality is terminated until the next power cycle.

In addition to the three input selections described in Section 5.1, other engineering settings that can be configured by the user are given in this section and in Section 6. Note that when you switch from debug to standalone mode, the input pin selections are ignored.

7.4 I²C Streaming Mode

For all I²C versions of the product, the IQS318 device goes directly into streaming mode after power on reset.

7.5 I²C Module Specification

The device supports a standard two wire I²C interface with the addition of a RDY (ready interrupt) line. The RDY pin also serves as a Master Clear (MCLR) and can be used to hard reset the device (see Section 6.11). The communications interface of the IQS318 supports the following:

- > *Fast-mode-plus* standard I²C up to 1MHz.
- > Streaming data as well as event mode.
- > The provided interrupt line (RDY) is an open-drain active-low implementation and indicates a communication window.

The IQS318 implements 8-bit addressing with 2 bytes at each address.

7.6 I²C Address

The 7-bit device address for the IQS318-5xx order code is 0x44 ('01000100'). Thus, the full address byte for address 0x44 will be 0x89 (read) or 0x88 (write).



The 7-bit device address for the IQS318-0xx order code is 0x48 ('01001000'). Thus, the full address byte for address 0x48 will be 0x91 (read) or 0x90 (write).

The 7-bit device address for the IQS318-1xx order code is 0x50 ('01010000'). Thus, the full address byte for address 0x50 will be 0xA1 (read) or 0xA0 (write).

The 7-bit device address for the IQS318-2xx order code is 0x52 ('01010010'). Thus, the full address byte for address 0x52 will be 0xA5 (read) or 0xA4 (write).

7.7 I³C Compatibility

This device is not compatible with an I³C bus due to clock stretching allowed for data retrieval.

7.8 Communication During ATI

If an ATI event is triggered then I²C communications are disabled for the duration of the ATI process.

7.9 Memory Map Addressing and Data

The memory map implements 8-bit addressing. Data is formatted as 16-bit words meaning that two bytes are stored at each address. For example, address 0x10 will provide two bytes. The next two bytes read will be from address 0x11.

The 16-bit data is sent in little endian byte order (least significant byte first).

7.10 RDY/IRQ

The communication has an open-drain active-low RDY signal to inform the master that updated data is available. It is optimal for the master to use this as an interrupt input and initiate I²C reads accordingly.

The RDY line allows the master MCU to be woken from low-power/sleep when user presence is detected by the touch device. It is recommended that the RDY be placed on an interrupt-on-pin-change input on the master. On the IQS318 the RDY line also serves as an MCLR pin. MCLR functionality is described in Section 6.11.

7.11 Communications Window

When the device has data for the master, it will pull the RDY line low. This indicates that the device has opened its *communications window* and it is expecting the master to address it. When the communication window is closed the RDY line is released. For information on when the communications window is closed see section 7.13.

Transfer of data between the master and slave must occur during the communications window (RDY is low). If the master wishes to initiate communication, a *Force Communications Request* must be made, after which the master should wait for the slave to pull RDY low before attempting to read or write. Section 7.16.2 describes the *Force Communications Request* sequence.

7.12 I²C Communication Timeout

If the communication window is not serviced within the I²C *timeout* period (in milliseconds), the session is ended (RDY goes high) and processing continues as normal. This allows the system to continue and keep reference values up to date even if the master is not responsive. However, the corresponding



data will be missed/lost. The default I²C timeout period is set to 200ms and can be adjusted in register 0x80. The maximum I²C communication timeout period is 250ms. The I²C communication timeout is measured from the start of the communications window (RDY goes low).

Once communication between the master and the IQS318 has begun (START condition on I²C lines), the I²C communication timeout is disabled leaving the watchdog timer in control. For more information on the behaviour of the device under these conditions see Section 6.10.

7.13 Terminate Communication

A standard I²C STOP will close the current communication window.

If the stop bit disable is set, the device will not respond to a standard I²C STOP. The communication window must be terminated using the end communications command (0xFF) shown in figure 7.1.




Figure 7.1: Force Stop Communication Sequence

7.14 Invalid Communications Return

The device will give an invalid communication response (0xEE) under the following conditions:

- > The host is trying to read from a memory map register that does not exist.
- > The host is trying to read from the device outside of a communication window (i.e. while RDY = high)

7.15 I²C Interface Types

The IQS318 has two I²C *Interface Types*, as described in the sections below.

7.15.1 I²C Streaming

I²C Streaming mode refers to constant data reporting at the relevant power mode sampling period specified in register 0x71 (normal power sampling period), and register 0x72 (ultra low power sampling period).

7.15.2 I²C Event Mode

The device can be set up to bypass the communication window when no activity is sensed (event mode). This is enabled to optimise communication and power consumption by only interrupting the master when activity on the sensor occurs. The communication will resume (RDY will indicate available data) if an enabled event occurs.



7.16 Event Mode Communication

Event mode can only be entered if the following requirements are met:

- > *Reset Event* bit must be cleared by acknowledging the device reset condition by writing the (*ACK Reset*) bit to clear the System status flag.
- > Events must be serviced by reading from the *System Status* register (0x10) to ensure all events flags are cleared otherwise continuous reporting (RDY interrupts) will persist after every conversion cycle similar to streaming mode

7.16.1 Events

Events can be individually enabled to trigger communication, bit definitions can be found in *System Status*.

Using the *Events Mask* register the following events can be enabled:

- > ATI error
- > ATI event
- > Power event
- > Touch event
- > Proximity event

7.16.2 Force Communication

In streaming mode, the IQS318 I²C will provide Ready (RDY) windows at intervals specified by the power mode sampling period. Ideally, communication with the IQS318 should only be initiated in a RDY window. A communication request described in the figure below will force a RDY window to open. In event mode, RDY windows are only provided when an event is reported. A RDY window must be requested to write or read settings outside of this provided window. The minimum and maximum time between the communication request and the opening of a RDY window (t_{wait}) is typically less than 1.5msⁱ. The communication request sequence is shown in figure 7.2.




Figure 7.2: Force Communication Sequence

ⁱPlease contact Azoteq for an application specific value of t_{wait}



8 Memory Map Register Descriptions

Address	Data (16bit)	Notes
0x00 - 0x09	Version Details	See Table A.1
Read Only System Information		
0x10	Reserved	
0x11	System Status	See Table A.2
0x12	Channel 0 Filtered Counts	16-bit value
0x13	Channel 0 LTA	
0x14	Channel 0 Delta	
Read/Write Sensor 0 Setup		
0x20	Sensor Setup 0	See Table A.3
0x21	Sampling Setup	See Table A.4
0x22	Prox Control	See Table A.5
0x23	Sensor Setup 1	See Table A.6
0x24		See Table A.7
0x25		See Table A.8
0x26	ATI Setup	See Table A.9
0x27	ATI Base	16-bit value
0x28	ATI Multipliers Selection	See Table A.10
0x29	Compensation	See Table A.11
Read/Write Channel 0 Setup		
0x40	Prox Settings	See Table A.12
0x41	Touch Settings	See Table A.13
Read/Write Normal Power Filter Betas		
0x50	Normal Power Counts Filter Betas	16-bit value
0x51	Normal Power LTA Filter Betas	
0x52	Normal Power LTA Fast Filter Betas	
0x53	Normal Power Fast Filter Band	
Read/Write ULP Filter Betas		
0x60	ULP Counts Filter Betas	16-bit value
0x61	ULP LTA Filter Betas	
0x62	ULP LTA Fast Filter Betas	
0x63	ULP Fast Filter Band	
Read/Write System Control		
0x70	System Control	See Table A.14
0x71	Normal Power Mode Sampling Period	16-bit value (ms)
0x72	ULP Sampling Period	
0x73	Power Mode Timeout	
Read/Write I²C Settings		
0x80	I ² C Transaction Timeout	Range: 2 - 250 (ms)
0x81	Event Timeouts	See Table A.15
0x82	Events Mask	See Table A.16



9 Ordering Information

9.1 Ordering Code

IQS318 zzz ppb

IC NAME	IQS318	=	IQS318
CONFIGURATION	zzz	=	000 I ² C inductive proximity/touch switch (long term activation)
			001 Standalone inductive proximity/touch switch (long term activation)
			100 I ² C inductive proximity/touch button
			101 Standalone inductive proximity/touch button
			200 I ² C inductive touch snap button
			201 Standalone inductive touch snap button
			510 I ² C capacitive proximity/touch switch (long term activation)
			511 Standalone capacitive proximity/touch switch (long term activation)
			501 Reserved
PACKAGE TYPE	pp	=	CS WLCSP-11 package
			DN DFN-12 package
			QF QFN-20 package
BULK PACKAGING	b	=	R WLCSP-11 Reel (3000pcs/reel)
			DFN-12 Reel (6000pcs/reel)
			QFN-20 Reel (2000pcs/reel)

Figure 9.1: Order Code Description

9.2 Top Marking

9.2.1 WLCSP11 Package

•
IQS318
pppxx

Product Name
ppp = product code
xx = batch code


9.2.2 DFN12 Package Marking Option 1

IQS318
pppxx
•

Product Name
ppp = product code
xx = batch code




9.2.3 DFN12 Package Marking Option 2



Product Name
ppp = product code
xx = batch code

9.2.4 QFN20 Package Marking




Product Name
ppp = product code
xx = batch code



10 Package Specification

10.1 Package Outline Description - WLCSP11



NOTES:


1. Drawing is not to scale.
2. Drawing is subject to change without notice.

Figure 10.1: WLCSP (1.48x1.08) - 11 Package Outline Visual Description

Table 10.1: WLCSP (1.48x1.08) - 11 Package Outline Visual Description (mm)

Dimension	Min	Nom	Max
A	0.303	0.345	0.387
A1	0.076	0.090	0.104
A2	0.227	0.255	0.283
D	1.46	1.48	1.50
E	1.06	1.08	1.10
D1		1.05 BSC	
E1		0.700 BSC	
b	0.136	0.160	0.184
e		0.350 BSC	

10.2 Package Outline Description - DFN12



NOTES:

1. Drawing is not to scale.
2. Drawing is subject to change without notice.


Figure 10.2: DFN (3x3)-12 Package Outline Visual Description

Table 10.2: DFN (3x3)-12 Package Outline Visual Description (mm)

Dimension	Min	Nom	Max
A	0.700	0.750	0.800
A1	0.000		0.050
A2		0.203 REF	
D	2.95	3.00	3.05
E	2.95	3.00	3.05
D1	2.35	2.40	2.45
E1	1.65	1.70	1.75
J		2.50 REF	
L	0.400	0.450	0.500
b	0.180	0.230	0.280
e		0.500 BSC	



10.3 Package Outline Description – QFN20 (QFR)



NOTES:


1. Drawing is not to scale.
2. Drawing is subject to change without notice.

Figure 10.3: QFR (3x3)-20 Package Outline Visual Description

Table 10.3: QFR (3x3)-20 Package Outline Dimensions [mm]

Dimension	Min	Nom	Max
A	0.50	0.55	0.60
A1	0	0.02	0.05
A3	0.152 REF		
b	0.15	0.20	0.25
D	3.00 BSC		
E	3.00 BSC		
D1	1.60	1.70	1.80
E1	1.60	1.70	1.80
e	0.40 BSC		
L	0.25	0.30	0.35

10.4 Tape and Reel Specifications



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Figure 10.4: Tape and Reel Specification

Table 10.4: Tape and reel Specifications

Package Type	Pins	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
WLCSP11	11	179	8.4	1.35	1.75	0.5	4	8	Q2
DFN12	12	330	12.4	3.3	3.3	1.1	8	12	Q1
QFN20	20	180	12.4	3.3	3.3	0.8	8	12	Q2



A Memory Map Descriptions

Table A.1: Version Information

Register: 0x00 - 0x09

Address	Category	Name	IQS318-000 / 001	IQS318-100 / 101	IQS318-200 / 201	IQS318-501	IQS318-510 / 511
0x00	Reserved	Product Number	1863	1492	2101	1864	1864
0x01		Major Version	1	1	1	1	1
0x02		Minor Version	1	1	0	1	2
0x03		Reserved					
0x04		Reserved					
0x05 - 0x09		Reserved					

Table A.2: System Status

Register: 0x11

Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Current Power mode		ATI Active	Sampling Period	Threshold / Tx Frequency	Sensitivity	CH0 Touch	CH0 Prox	Reset Event	ATI Error	ATI Event	Power Event	Direction	Output	Touch Event	Prox Event

- > **Bit 15-14: Current Power Mode**
 - 00: Normal Power
 - 01: Ultra Low Power
- > **Bit 13: ATI Active**
 - 0: ATI not active
 - 1: ATI active
- > **Bit 12: Sampling Period**
 - 0: Channel setup in slow sampling period mode
 - 1: Channel setup in fast sampling period mode
- > **Bit 11: Threshold / F_{xfer} Optionⁱ**
 - 0: Low threshold (less sensitive) / 7MHz f_{xfer} option
 - 1: High threshold (more sensitive) / 14MHz f_{xfer} option
- > **Bit 10: Sensitivity**
 - 0: Channel setup in low sensitive mode
 - 1: Channel setup in high sensitive mode
- > **Bit 9: CH0 Prox**
 - 0: CH0 not in Prox
 - 1: CH0 in Prox
- > **Bit 8: CH0 Touch**
 - 0: CH0 not in Touch
 - 1: CH0 in Touch
- > **Bit 7: Reset Event**
 - 0: No Reset Event occurred
 - 1: Reset Event occurred
- > **Bit 6: ATI Error**
 - 0: No ATI Error occurred
 - 1: ATI Error occurred
- > **Bit 5: ATI Event**
 - 0: No ATI Event occurred
 - 1: ATI Event occurred
- > **Bit 4: Power Event**
 - 0: No Power Event occurred
 - 1: Power Event occurred
- > **Bit 3: Touch Directionⁱⁱ**
 - 0: Down
 - 1: Up
- > **Bit 2: Output**

ⁱBit 11 can be used to select the threshold for the IQS318-0xx, IQS318-1xx, and IQS318-5xx, while in the IQS318-2xx, bit 11 can be used to select the Tx frequency.

ⁱⁱSee Section 6.7.3 for more details.



- 0: Output low
- 1: Output high
- > **Bit 1: Touch Event**
 - 0: No Touch Event occurred
 - 1: Touch Event occurred
- > **Bit 0: Prox Event**
 - 0: No Prox Event occurred
 - 1: Prox Event occurred

Table A.3: Sensor Setup 0

Register: 0x20															
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Reserved	CalCap Rx	CalCap Tx	Reserved	reserved	reserved	Rx1	Rx0/Tx0	Reserved	Reserved	F _{OSC} Tx Frequency	Vbias	Invert	Dual Direct	Linearise Counts	Enable Channel

- > **Bit 14-11: Reserved**
 - Set to '0'
- > **Bit 9: Rx1**
 - 0: Pin disabled
 - 1: Pin enabled
- > **Bit 8: Rx0/Tx0**
 - 0: Pin disabled
 - 1: Pin enabled
- > **Bit 5: F_{OSC} Tx Frequencyⁱ**
 - 0: Do not Tx at F_{OSC}
 - 1: Tx at F_{OSC}
- > **Bit 4: Vbias**
 - Set to '0'
- > **Bit 3: Invert**
 - 0: Do not invert channel logic
 - 1: Invert channel logic
- > **Bit 2: Dual Directⁱⁱ**
 - 0: Single direction thresholds
 - 1: Dual direction thresholds
- > **Bit 1: Linearise Counts**
 - 0: Do not Linearise counts
 - 1: Linearise counts
- > **Bit 0: Enable Channel**
 - 0: Channel disabled
 - 1: Channel enabled

Table A.4: Sampling Setup

Register: 0x21															
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Conversion Frequency Period								Conversion Frequency Fraction							

- > **Bit 15-8: Conversion Frequency Period**
 - Range: 0 - 127
- > **Bit 7-0: Conversion Frequency Fraction**
 - $256 * \frac{f_{xfer}}{f_{osc}}$
 - Range: 0 - 255
- > **Note:** For F_{OSC} = 14MHz, a fixed Conversion frequency fraction of 127 and dead time enabled, the following values of the conversion frequency period will result in the corresponding charge transfer frequencies:
 - 0: 7MHz
 - 1: 3.5MHz

ⁱSee Section 6.9.2 for more details.

ⁱⁱThe default state is true for the IQS318-0xx and IQS318-5xx with long-term activation UI. The default state is false for the remaining order codes (IQS318-1xx and IQS318-2xx).



- 2: 2MHz
- 5: 1MHz
- 12: 500kHz
- 17: 350kHz
- 26: 250kHz
- 53: 125kHz

Table A.5: Prox Control

Register: 0x22															
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Res- erved	0v5 Dis- charge	Res- erved	Cs Size	Res- erved	Res- erved	Reserved		Max Counts		PXS Mode					

- > **Bit 15: Reserved**
 - Set to 0
- > **Bit 14: 0v5 Discharge**
 - 0: Disabled
 - 1: Enabled
- > **Bit 13: Reserved**
 - Set to 0
- > **Bit 12: Cs Size**
 - 0: Use 40pF Cs
 - 1: Use 80pF Cs (Default selection)
- > **Bit 11: Reserved**
 - Set to 0
- > **Bit 10: Reserved**
 - Set to 0
- > **Bit 9-8: Reserved**
 - Set to '00'
- > **Bit 7-6: Max Counts**
 - 00: 1023
 - 01: 2047
 - 10: 4095
 - 11: 16384
- > **Bit 5-0: PXS Mode**
 - 0x3D: Inductive
 - 0x10: Self-Capacitance

Table A.6: Sensor Setup 1

Register: 0x23															
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Res- erved	Res- erved	Res- erved	Res- erved	Calibration Cap Select	Rx2	Rx1	Rx0	Res- erved	Dead Time Enable	Res- erved	Res- erved	Reserved		Reserved	

- > **Bit 15: Reserved**
 - Set to 0
- > **Bit 14: Reserved**
 - Set to 0
- > **Bit 13: Reserved**
 - Set to '0'
- > **Bit 11: Calibration Capacitor Select**
 - Set to '0'
- > **Bit 10: Reserved**
 - Set to '0'
- > **Bit 9: Reserved**
 - Set to '0'
- > **Bit 8: Reserved**
 - Set to '1'
- > **Bit 7: Reserved**
 - Set to 1
- > **Bit 6: Dead Time Enable**
 - 0: Dead Time Disabled



- 1: Dead Time Enabled
- > Bit 4: **Reserved**
 - Set to 0
- > Bit 3-2: **Reserved**
 - Set to 10
- > Bit 1-0: **Reserved**
 - Set to 11

Table A.7: Sensor Setup 2

Register: 0x24															
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Wav Pattern 1				Wav Pattern 0				Reserved			Inactive Rxs				

- > Bit 15-12: **Wav Pattern 1**
 - Set to '0x00'
- > Bit 11-8: **Wav Pattern 0**
 - Set to '0x0B'
- > Bit 3-0: **Inactive Rxs**
 - Selects state of Cx's when not in use
 - 0x00: Floating
 - 0x05: Bias voltage
 - 0x0A: VSS
 - 0x0F: VREG

Table A.8: Sensor Setup 3

Register: 0x25															
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Reserved				Reserved				Wav Pattern Select							

- > Bit 7-0: **Wav Pattern Select**
 - Set to '0x00'

Table A.9: ATI Setupⁱ

Register: 0x26															
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ATI Resolution Factor												ATI Band	ATI Mode		

- > Bit 15-4: **ATI Resolution Factor**
 - $ATI\ Target = Actual\ ATI\ Base \times \frac{ATI\ Resolution\ Factor}{16}$
- > Bit 3: **ATI Band**
 - 0: Small ATI Band = $(\frac{1}{16} \times ATI\ Target)$
 - 1: Large ATI Band = $(\frac{1}{8} \times ATI\ Target)$
- > Bit 2-0: **ATI Mode**
 - 000: Disabled
 - 001: Compensation Only
 - 010: ATI from Compensation Divider
 - 011: ATI from Fine Fractional Divider
 - 100: Full

Table A.10: ATI Multipliers and Dividers

Register: 0x28															
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Fine Fractional Multiplier		Fine Fractional Divider				Coarse Fractional Multiplier				Coarse Fractional Divider					

ⁱSee Section 6.5 and Section 6.6



Table A.11: Compensation

Register: 0x29															
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Compensation Divider					Res- erved	Compensation									

Table A.12: Prox Settings

Register: 0x40															
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Prox Debounce Exit				Prox Debounce Enter				Prox Threshold							

- > **Bit 15-12: Prox Debounce Exit**
 - 0000: Prox Debounce disabled
 - 4-bit value
- > **Bit 11-8: Prox Debounce Enter**
 - 0000: Prox Debounce disabled
 - 4-bit value
- > **Bit 7-0: Prox Threshold**
 - 8 bit value
 - value $\times \frac{LTA}{256}$

Table A.13: Touch Settings

Register: 0x41															
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Touch Hysteresis								Touch Threshold							

- > **Bit 15-12: Touch Hysteresis**
 - 8 bit value
- > **Bit 7-0: Touch Threshold**
 - 8 bit value

Table A.14: System Control

Register: 0x70															
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Reserved								Interface Type		Power Mode		Reseed	Re- ATI	Soft Reset	ACK Reset

- > **Bits 7-6: Interface Selection**
 - 00: Standalone
 - 01: I²C Streaming
 - 10: Reserved
 - 11: I²C Events
- > **Bit 5-4: Power Mode**
 - 00: Normal Power Mode
 - 01: Ultra Low Power Mode
 - 10: Automatic
- > **Bit 3: Reseed**
 - 0: No Reseed
 - 1: Trigger Reseed
- > **Bit 2: Re-ATI**
 - 0: No Re-ATI
 - 1: Trigger Re-ATI
- > **Bit 1: Soft Reset**
 - 0: No Soft Reset
 - 1: Trigger Soft Reset
- > **Bit 0: ACK Reset**
 - 0: No ACK Reset
 - 1: ACK Reset



Table A.15: Event Timeouts

Register: 0x81															
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Touch Event Timeout								Prox Event Timeout							

- > **Bits 15-8: Touch Event Timeout**
 - Touch Event Timeout = 8 bit value * 500ms
- > **Bit 7-0: Prox Event Timeout**
 - Prox Event Timeout = 8 bit value * 500ms

Table A.16: Events Mask

Register: 0x82															
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Reserved								Reset Event	ATI Error	ATI Event	Power Event	Re-served	Re-served	Touch Event	Prox Event

- > **Bit 7: Reset Event Mask**
 - 0: Reset Event disabled
 - 1: Reset Event enabled
- > **Bit 6: ATI Error Mask**
 - 0: ATI Error disabled
 - 1: ATI Error enabled
- > **Bit 5: ATI Event Mask**
 - 0: ATI Event disabled
 - 1: ATI Event enabled
- > **Bit 4: Power Event Mask**
 - 0: Power Event disabled
 - 1: Power Event enabled
- > **Bit 1: Touch Event Mask**
 - 0: Touch Event disabled
 - 1: Touch Event enabled
- > **Bit 0: Prox Event Mask**
 - 0: Prox Event disabled
 - 1: Prox Event enabled



B Inductive Resonant Tank Design Guideline

Described below are the steps to design the inductive resonant tank with a certain resonant frequency.

1. For a given inductance L and T_x frequency (f_{tx}), calculate the capacitor C_{calc} for a resonant frequency $f_{tx} \times 1.05$ ($\pm 5\%$ tolerance on f_{tx}).
2. Select a capacitor C_{sel} such that $(C_{sel} \times 1.10) \leq C_{calc}$ (assuming a $\pm 10\%$ tolerance on the capacitor).
3. For better safety, 10pF can be removed from parallel tank capacitors less than or equal to 200pF, to account for the T_x and R_x pad capacitance.

Example:

- > Given $L = 1.1\mu\text{H}$, use f_{tx} from $f_{osc} = 14\text{MHz}$. Determine C_{calc} :

$$f_{resonant} = 14\text{MHz} + 5\% = 14.7\text{MHz}$$

$$\Rightarrow 14.7 \times 10^6 = \frac{1}{2\pi\sqrt{1.1 \times 10^{-6} \times C_{calc}}}$$

$$\Rightarrow C_{calc} = 106.56\text{pF}$$

- > Next, determine C_{sel} such that $1.1 \times C_{sel} \leq C_{calc}$

$$\Rightarrow C_{sel} \leq 96.87\text{pF}$$

- > Subtract 10pF from C_{sel} since $C_{sel} < 200\text{pF}$

$$\Rightarrow C_{sel} = 86.87\text{pF}$$

- > Using $\pm 10\%$ tolerance on C_{sel} and $f_{resonant} = \frac{1}{2\pi\sqrt{L \times C}} = \frac{1}{2\pi\sqrt{1.1 \times 10^{-6} \times C_{sel}}}$, we get the results below and the summary of the result shown in Figure B.1.

$$C_{sel} = 86.87\text{pF} \Rightarrow f_{resonant} = 16.28\text{MHz}$$

$$C_{sel} = 86.87\text{pF} + 10\% \Rightarrow f_{resonant} = 15.52\text{MHz}$$

$$C_{sel} = 86.87\text{pF} - 10\% \Rightarrow f_{resonant} = 17.16\text{MHz}$$




Figure B.1: Inductive Resonant Tank Design



Note: The following order codes start-up with a coil excitation frequency of 14MHz:

- > IQS318-001
- > IQS318-101
- > IQS318-201

I²C order code options allow for the use of various excitation frequencies.



C Revision History

Release	Date	Changes
v 0.1	April/2023	Initial release
v 1.0	May/2023	Added the description of the IQS318 I ² C order codes: IQS318-000, IQS318-100, and IQS318-500. Updated current measurements also included
v 1.1	August/2023	Introduced the IQS318-510/511 order codes, updated I ² C address, added 14MHz inductive resonant tank design, and other minor updates
v 1.2	November/2023	Introduced the IQS318-200/201 order codes, updated I ² C address, added f_{xfer} input selection, and other minor updates
v 1.3	January/2024	Added the QFN20 package and updated the pin attribute table and ordering information
v 1.4	March/2024	DFN12 Package Marking Updated
v 1.5	May/2024	QFN20 Schematic added and pin description table updated.



Contact Information

	USA	Asia	South Africa
Physical Address	11940 Jollyville Suite 120-S Austin TX 78759 USA	Room 501A, Block A T-Share International Centre Taoyuan Road, Nanshan District Shenzhen, Guangdong, PRC	1 Bergsig Avenue Paarl 7646 South Africa
Postal Address	11940 Jollyville Suite 120-S Austin TX 78759 USA	Room 501A, Block A T-Share International Centre Taoyuan Road, Nanshan District Shenzhen, Guangdong, PRC	PO Box 3534 Paarl 7620 South Africa
Tel	+1 512 538 1995	+86 755 8303 5294 ext 808	+27 21 863 0033
Email	info@azoteq.com	info@azoteq.com	info@azoteq.com

*Visit www.azoteq.com
for a list of distributors and worldwide representation.*

Patents as listed on www.azoteq.com/patents-trademarks/ may relate to the device or usage of the device.

Azoteq®, Crystal Driver®, IQ Switch®, ProxSense®, ProxFusion®, LightSense™, SwipeSwitch™, and the  logo are trademarks of Azoteq.

The information in this Datasheet is believed to be accurate at the time of publication. Azoteq uses reasonable effort to maintain the information up-to-date and accurate, but does not warrant the accuracy, completeness or reliability of the information contained herein. All content and information are provided on an “as is” basis only, without any representations or warranties, express or implied, of any kind, including representations about the suitability of these products or information for any purpose. Azoteq disclaims all warranties and conditions with regard to these products and information, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property rights. Azoteq assumes no liability for any damages or injury arising from any use of the information or the product or caused by, without limitation, failure of performance, error, omission, interruption, defect, delay in operation or transmission, even if Azoteq has been advised of the possibility of such damages. The applications mentioned herein are used solely for the purpose of illustration and Azoteq makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Azoteq products are not authorized for use as critical components in life support devices or systems. No licenses to patents are granted, implicitly, express or implied, by estoppel or otherwise, under any intellectual property rights. In the event that any of the abovementioned limitations or exclusions does not apply, it is agreed that Azoteq’s total liability for all losses, damages and causes of action (in contract, tort (including without limitation, negligence) or otherwise) will not exceed the amount already paid by the customer for the products. Azoteq reserves the right to alter its products, to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and information, its products, programs and services at any time or to move or discontinue any contents, products, programs or services without prior notification. For the most up-to-date information and binding Terms and Conditions please refer to www.azoteq.com.